jchuff-neon.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335
  1. /*
  2. * Huffman entropy encoding (32-bit Arm Neon)
  3. *
  4. * Copyright (C) 2020, Arm Limited. All Rights Reserved.
  5. * Copyright (C) 2024, D. R. Commander. All Rights Reserved.
  6. *
  7. * This software is provided 'as-is', without any express or implied
  8. * warranty. In no event will the authors be held liable for any damages
  9. * arising from the use of this software.
  10. *
  11. * Permission is granted to anyone to use this software for any purpose,
  12. * including commercial applications, and to alter it and redistribute it
  13. * freely, subject to the following restrictions:
  14. *
  15. * 1. The origin of this software must not be misrepresented; you must not
  16. * claim that you wrote the original software. If you use this software
  17. * in a product, an acknowledgment in the product documentation would be
  18. * appreciated but is not required.
  19. * 2. Altered source versions must be plainly marked as such, and must not be
  20. * misrepresented as being the original software.
  21. * 3. This notice may not be removed or altered from any source distribution.
  22. *
  23. * NOTE: All referenced figures are from
  24. * Recommendation ITU-T T.81 (1992) | ISO/IEC 10918-1:1994.
  25. */
  26. #define JPEG_INTERNALS
  27. #include "../../../src/jinclude.h"
  28. #include "../../../src/jpeglib.h"
  29. #include "../../../src/jsimd.h"
  30. #include "../../../src/jdct.h"
  31. #include "../../../src/jsimddct.h"
  32. #include "../../jsimd.h"
  33. #include "../jchuff.h"
  34. #include "neon-compat.h"
  35. #include <limits.h>
  36. #include <arm_neon.h>
  37. JOCTET *jsimd_huff_encode_one_block_neon(void *state, JOCTET *buffer,
  38. JCOEFPTR block, int last_dc_val,
  39. c_derived_tbl *dctbl,
  40. c_derived_tbl *actbl)
  41. {
  42. uint8_t block_nbits[DCTSIZE2];
  43. uint16_t block_diff[DCTSIZE2];
  44. /* Load rows of coefficients from DCT block in zig-zag order. */
  45. /* Compute DC coefficient difference value. (F.1.1.5.1) */
  46. int16x8_t row0 = vdupq_n_s16(block[0] - last_dc_val);
  47. row0 = vld1q_lane_s16(block + 1, row0, 1);
  48. row0 = vld1q_lane_s16(block + 8, row0, 2);
  49. row0 = vld1q_lane_s16(block + 16, row0, 3);
  50. row0 = vld1q_lane_s16(block + 9, row0, 4);
  51. row0 = vld1q_lane_s16(block + 2, row0, 5);
  52. row0 = vld1q_lane_s16(block + 3, row0, 6);
  53. row0 = vld1q_lane_s16(block + 10, row0, 7);
  54. int16x8_t row1 = vld1q_dup_s16(block + 17);
  55. row1 = vld1q_lane_s16(block + 24, row1, 1);
  56. row1 = vld1q_lane_s16(block + 32, row1, 2);
  57. row1 = vld1q_lane_s16(block + 25, row1, 3);
  58. row1 = vld1q_lane_s16(block + 18, row1, 4);
  59. row1 = vld1q_lane_s16(block + 11, row1, 5);
  60. row1 = vld1q_lane_s16(block + 4, row1, 6);
  61. row1 = vld1q_lane_s16(block + 5, row1, 7);
  62. int16x8_t row2 = vld1q_dup_s16(block + 12);
  63. row2 = vld1q_lane_s16(block + 19, row2, 1);
  64. row2 = vld1q_lane_s16(block + 26, row2, 2);
  65. row2 = vld1q_lane_s16(block + 33, row2, 3);
  66. row2 = vld1q_lane_s16(block + 40, row2, 4);
  67. row2 = vld1q_lane_s16(block + 48, row2, 5);
  68. row2 = vld1q_lane_s16(block + 41, row2, 6);
  69. row2 = vld1q_lane_s16(block + 34, row2, 7);
  70. int16x8_t row3 = vld1q_dup_s16(block + 27);
  71. row3 = vld1q_lane_s16(block + 20, row3, 1);
  72. row3 = vld1q_lane_s16(block + 13, row3, 2);
  73. row3 = vld1q_lane_s16(block + 6, row3, 3);
  74. row3 = vld1q_lane_s16(block + 7, row3, 4);
  75. row3 = vld1q_lane_s16(block + 14, row3, 5);
  76. row3 = vld1q_lane_s16(block + 21, row3, 6);
  77. row3 = vld1q_lane_s16(block + 28, row3, 7);
  78. int16x8_t abs_row0 = vabsq_s16(row0);
  79. int16x8_t abs_row1 = vabsq_s16(row1);
  80. int16x8_t abs_row2 = vabsq_s16(row2);
  81. int16x8_t abs_row3 = vabsq_s16(row3);
  82. int16x8_t row0_lz = vclzq_s16(abs_row0);
  83. int16x8_t row1_lz = vclzq_s16(abs_row1);
  84. int16x8_t row2_lz = vclzq_s16(abs_row2);
  85. int16x8_t row3_lz = vclzq_s16(abs_row3);
  86. /* Compute number of bits required to represent each coefficient. */
  87. uint8x8_t row0_nbits = vsub_u8(vdup_n_u8(16),
  88. vmovn_u16(vreinterpretq_u16_s16(row0_lz)));
  89. uint8x8_t row1_nbits = vsub_u8(vdup_n_u8(16),
  90. vmovn_u16(vreinterpretq_u16_s16(row1_lz)));
  91. uint8x8_t row2_nbits = vsub_u8(vdup_n_u8(16),
  92. vmovn_u16(vreinterpretq_u16_s16(row2_lz)));
  93. uint8x8_t row3_nbits = vsub_u8(vdup_n_u8(16),
  94. vmovn_u16(vreinterpretq_u16_s16(row3_lz)));
  95. vst1_u8(block_nbits + 0 * DCTSIZE, row0_nbits);
  96. vst1_u8(block_nbits + 1 * DCTSIZE, row1_nbits);
  97. vst1_u8(block_nbits + 2 * DCTSIZE, row2_nbits);
  98. vst1_u8(block_nbits + 3 * DCTSIZE, row3_nbits);
  99. uint16x8_t row0_mask =
  100. vshlq_u16(vreinterpretq_u16_s16(vshrq_n_s16(row0, 15)),
  101. vnegq_s16(row0_lz));
  102. uint16x8_t row1_mask =
  103. vshlq_u16(vreinterpretq_u16_s16(vshrq_n_s16(row1, 15)),
  104. vnegq_s16(row1_lz));
  105. uint16x8_t row2_mask =
  106. vshlq_u16(vreinterpretq_u16_s16(vshrq_n_s16(row2, 15)),
  107. vnegq_s16(row2_lz));
  108. uint16x8_t row3_mask =
  109. vshlq_u16(vreinterpretq_u16_s16(vshrq_n_s16(row3, 15)),
  110. vnegq_s16(row3_lz));
  111. uint16x8_t row0_diff = veorq_u16(vreinterpretq_u16_s16(abs_row0), row0_mask);
  112. uint16x8_t row1_diff = veorq_u16(vreinterpretq_u16_s16(abs_row1), row1_mask);
  113. uint16x8_t row2_diff = veorq_u16(vreinterpretq_u16_s16(abs_row2), row2_mask);
  114. uint16x8_t row3_diff = veorq_u16(vreinterpretq_u16_s16(abs_row3), row3_mask);
  115. /* Store diff values for rows 0, 1, 2, and 3. */
  116. vst1q_u16(block_diff + 0 * DCTSIZE, row0_diff);
  117. vst1q_u16(block_diff + 1 * DCTSIZE, row1_diff);
  118. vst1q_u16(block_diff + 2 * DCTSIZE, row2_diff);
  119. vst1q_u16(block_diff + 3 * DCTSIZE, row3_diff);
  120. /* Load last four rows of coefficients from DCT block in zig-zag order. */
  121. int16x8_t row4 = vld1q_dup_s16(block + 35);
  122. row4 = vld1q_lane_s16(block + 42, row4, 1);
  123. row4 = vld1q_lane_s16(block + 49, row4, 2);
  124. row4 = vld1q_lane_s16(block + 56, row4, 3);
  125. row4 = vld1q_lane_s16(block + 57, row4, 4);
  126. row4 = vld1q_lane_s16(block + 50, row4, 5);
  127. row4 = vld1q_lane_s16(block + 43, row4, 6);
  128. row4 = vld1q_lane_s16(block + 36, row4, 7);
  129. int16x8_t row5 = vld1q_dup_s16(block + 29);
  130. row5 = vld1q_lane_s16(block + 22, row5, 1);
  131. row5 = vld1q_lane_s16(block + 15, row5, 2);
  132. row5 = vld1q_lane_s16(block + 23, row5, 3);
  133. row5 = vld1q_lane_s16(block + 30, row5, 4);
  134. row5 = vld1q_lane_s16(block + 37, row5, 5);
  135. row5 = vld1q_lane_s16(block + 44, row5, 6);
  136. row5 = vld1q_lane_s16(block + 51, row5, 7);
  137. int16x8_t row6 = vld1q_dup_s16(block + 58);
  138. row6 = vld1q_lane_s16(block + 59, row6, 1);
  139. row6 = vld1q_lane_s16(block + 52, row6, 2);
  140. row6 = vld1q_lane_s16(block + 45, row6, 3);
  141. row6 = vld1q_lane_s16(block + 38, row6, 4);
  142. row6 = vld1q_lane_s16(block + 31, row6, 5);
  143. row6 = vld1q_lane_s16(block + 39, row6, 6);
  144. row6 = vld1q_lane_s16(block + 46, row6, 7);
  145. int16x8_t row7 = vld1q_dup_s16(block + 53);
  146. row7 = vld1q_lane_s16(block + 60, row7, 1);
  147. row7 = vld1q_lane_s16(block + 61, row7, 2);
  148. row7 = vld1q_lane_s16(block + 54, row7, 3);
  149. row7 = vld1q_lane_s16(block + 47, row7, 4);
  150. row7 = vld1q_lane_s16(block + 55, row7, 5);
  151. row7 = vld1q_lane_s16(block + 62, row7, 6);
  152. row7 = vld1q_lane_s16(block + 63, row7, 7);
  153. int16x8_t abs_row4 = vabsq_s16(row4);
  154. int16x8_t abs_row5 = vabsq_s16(row5);
  155. int16x8_t abs_row6 = vabsq_s16(row6);
  156. int16x8_t abs_row7 = vabsq_s16(row7);
  157. int16x8_t row4_lz = vclzq_s16(abs_row4);
  158. int16x8_t row5_lz = vclzq_s16(abs_row5);
  159. int16x8_t row6_lz = vclzq_s16(abs_row6);
  160. int16x8_t row7_lz = vclzq_s16(abs_row7);
  161. /* Compute number of bits required to represent each coefficient. */
  162. uint8x8_t row4_nbits = vsub_u8(vdup_n_u8(16),
  163. vmovn_u16(vreinterpretq_u16_s16(row4_lz)));
  164. uint8x8_t row5_nbits = vsub_u8(vdup_n_u8(16),
  165. vmovn_u16(vreinterpretq_u16_s16(row5_lz)));
  166. uint8x8_t row6_nbits = vsub_u8(vdup_n_u8(16),
  167. vmovn_u16(vreinterpretq_u16_s16(row6_lz)));
  168. uint8x8_t row7_nbits = vsub_u8(vdup_n_u8(16),
  169. vmovn_u16(vreinterpretq_u16_s16(row7_lz)));
  170. vst1_u8(block_nbits + 4 * DCTSIZE, row4_nbits);
  171. vst1_u8(block_nbits + 5 * DCTSIZE, row5_nbits);
  172. vst1_u8(block_nbits + 6 * DCTSIZE, row6_nbits);
  173. vst1_u8(block_nbits + 7 * DCTSIZE, row7_nbits);
  174. uint16x8_t row4_mask =
  175. vshlq_u16(vreinterpretq_u16_s16(vshrq_n_s16(row4, 15)),
  176. vnegq_s16(row4_lz));
  177. uint16x8_t row5_mask =
  178. vshlq_u16(vreinterpretq_u16_s16(vshrq_n_s16(row5, 15)),
  179. vnegq_s16(row5_lz));
  180. uint16x8_t row6_mask =
  181. vshlq_u16(vreinterpretq_u16_s16(vshrq_n_s16(row6, 15)),
  182. vnegq_s16(row6_lz));
  183. uint16x8_t row7_mask =
  184. vshlq_u16(vreinterpretq_u16_s16(vshrq_n_s16(row7, 15)),
  185. vnegq_s16(row7_lz));
  186. uint16x8_t row4_diff = veorq_u16(vreinterpretq_u16_s16(abs_row4), row4_mask);
  187. uint16x8_t row5_diff = veorq_u16(vreinterpretq_u16_s16(abs_row5), row5_mask);
  188. uint16x8_t row6_diff = veorq_u16(vreinterpretq_u16_s16(abs_row6), row6_mask);
  189. uint16x8_t row7_diff = veorq_u16(vreinterpretq_u16_s16(abs_row7), row7_mask);
  190. /* Store diff values for rows 4, 5, 6, and 7. */
  191. vst1q_u16(block_diff + 4 * DCTSIZE, row4_diff);
  192. vst1q_u16(block_diff + 5 * DCTSIZE, row5_diff);
  193. vst1q_u16(block_diff + 6 * DCTSIZE, row6_diff);
  194. vst1q_u16(block_diff + 7 * DCTSIZE, row7_diff);
  195. /* Construct bitmap to accelerate encoding of AC coefficients. A set bit
  196. * means that the corresponding coefficient != 0.
  197. */
  198. uint8x8_t row0_nbits_gt0 = vcgt_u8(row0_nbits, vdup_n_u8(0));
  199. uint8x8_t row1_nbits_gt0 = vcgt_u8(row1_nbits, vdup_n_u8(0));
  200. uint8x8_t row2_nbits_gt0 = vcgt_u8(row2_nbits, vdup_n_u8(0));
  201. uint8x8_t row3_nbits_gt0 = vcgt_u8(row3_nbits, vdup_n_u8(0));
  202. uint8x8_t row4_nbits_gt0 = vcgt_u8(row4_nbits, vdup_n_u8(0));
  203. uint8x8_t row5_nbits_gt0 = vcgt_u8(row5_nbits, vdup_n_u8(0));
  204. uint8x8_t row6_nbits_gt0 = vcgt_u8(row6_nbits, vdup_n_u8(0));
  205. uint8x8_t row7_nbits_gt0 = vcgt_u8(row7_nbits, vdup_n_u8(0));
  206. /* { 0x80, 0x40, 0x20, 0x10, 0x08, 0x04, 0x02, 0x01 } */
  207. const uint8x8_t bitmap_mask =
  208. vreinterpret_u8_u64(vmov_n_u64(0x0102040810204080));
  209. row0_nbits_gt0 = vand_u8(row0_nbits_gt0, bitmap_mask);
  210. row1_nbits_gt0 = vand_u8(row1_nbits_gt0, bitmap_mask);
  211. row2_nbits_gt0 = vand_u8(row2_nbits_gt0, bitmap_mask);
  212. row3_nbits_gt0 = vand_u8(row3_nbits_gt0, bitmap_mask);
  213. row4_nbits_gt0 = vand_u8(row4_nbits_gt0, bitmap_mask);
  214. row5_nbits_gt0 = vand_u8(row5_nbits_gt0, bitmap_mask);
  215. row6_nbits_gt0 = vand_u8(row6_nbits_gt0, bitmap_mask);
  216. row7_nbits_gt0 = vand_u8(row7_nbits_gt0, bitmap_mask);
  217. uint8x8_t bitmap_rows_10 = vpadd_u8(row1_nbits_gt0, row0_nbits_gt0);
  218. uint8x8_t bitmap_rows_32 = vpadd_u8(row3_nbits_gt0, row2_nbits_gt0);
  219. uint8x8_t bitmap_rows_54 = vpadd_u8(row5_nbits_gt0, row4_nbits_gt0);
  220. uint8x8_t bitmap_rows_76 = vpadd_u8(row7_nbits_gt0, row6_nbits_gt0);
  221. uint8x8_t bitmap_rows_3210 = vpadd_u8(bitmap_rows_32, bitmap_rows_10);
  222. uint8x8_t bitmap_rows_7654 = vpadd_u8(bitmap_rows_76, bitmap_rows_54);
  223. uint8x8_t bitmap = vpadd_u8(bitmap_rows_7654, bitmap_rows_3210);
  224. /* Shift left to remove DC bit. */
  225. bitmap = vreinterpret_u8_u64(vshl_n_u64(vreinterpret_u64_u8(bitmap), 1));
  226. /* Move bitmap to 32-bit scalar registers. */
  227. uint32_t bitmap_1_32 = vget_lane_u32(vreinterpret_u32_u8(bitmap), 1);
  228. uint32_t bitmap_33_63 = vget_lane_u32(vreinterpret_u32_u8(bitmap), 0);
  229. /* Set up state and bit buffer for output bitstream. */
  230. working_state *state_ptr = (working_state *)state;
  231. int free_bits = state_ptr->cur.free_bits;
  232. size_t put_buffer = state_ptr->cur.put_buffer;
  233. /* Encode DC coefficient. */
  234. unsigned int nbits = block_nbits[0];
  235. /* Emit Huffman-coded symbol and additional diff bits. */
  236. unsigned int diff = block_diff[0];
  237. PUT_CODE(dctbl->ehufco[nbits], dctbl->ehufsi[nbits], diff)
  238. /* Encode AC coefficients. */
  239. unsigned int r = 0; /* r = run length of zeros */
  240. unsigned int i = 1; /* i = number of coefficients encoded */
  241. /* Code and size information for a run length of 16 zero coefficients */
  242. const unsigned int code_0xf0 = actbl->ehufco[0xf0];
  243. const unsigned int size_0xf0 = actbl->ehufsi[0xf0];
  244. while (bitmap_1_32 != 0) {
  245. r = BUILTIN_CLZ(bitmap_1_32);
  246. i += r;
  247. bitmap_1_32 <<= r;
  248. nbits = block_nbits[i];
  249. diff = block_diff[i];
  250. while (r > 15) {
  251. /* If run length > 15, emit special run-length-16 codes. */
  252. PUT_BITS(code_0xf0, size_0xf0)
  253. r -= 16;
  254. }
  255. /* Emit Huffman symbol for run length / number of bits. (F.1.2.2.1) */
  256. unsigned int rs = (r << 4) + nbits;
  257. PUT_CODE(actbl->ehufco[rs], actbl->ehufsi[rs], diff)
  258. i++;
  259. bitmap_1_32 <<= 1;
  260. }
  261. r = 33 - i;
  262. i = 33;
  263. while (bitmap_33_63 != 0) {
  264. unsigned int leading_zeros = BUILTIN_CLZ(bitmap_33_63);
  265. r += leading_zeros;
  266. i += leading_zeros;
  267. bitmap_33_63 <<= leading_zeros;
  268. nbits = block_nbits[i];
  269. diff = block_diff[i];
  270. while (r > 15) {
  271. /* If run length > 15, emit special run-length-16 codes. */
  272. PUT_BITS(code_0xf0, size_0xf0)
  273. r -= 16;
  274. }
  275. /* Emit Huffman symbol for run length / number of bits. (F.1.2.2.1) */
  276. unsigned int rs = (r << 4) + nbits;
  277. PUT_CODE(actbl->ehufco[rs], actbl->ehufsi[rs], diff)
  278. r = 0;
  279. i++;
  280. bitmap_33_63 <<= 1;
  281. }
  282. /* If the last coefficient(s) were zero, emit an end-of-block (EOB) code.
  283. * The value of RS for the EOB code is 0.
  284. */
  285. if (i != 64) {
  286. PUT_BITS(actbl->ehufco[0], actbl->ehufsi[0])
  287. }
  288. state_ptr->cur.put_buffer = put_buffer;
  289. state_ptr->cur.free_bits = free_bits;
  290. return buffer;
  291. }